Online Testing of Interconnect Faults in SRAM based FPGA Systems
نویسندگان
چکیده
This paper describes a novel method for online detection and location of interconnects faults in SRAM-based FPGA systems. In safety critical systems like space probes, online checkers are used to report misbehavior of any of the subcircuit within the system. When one such subcircuit is reported to misbehave, the algorithm proposed in this paper attempts to detect and locate the interconnect faults, if any, within the faulty subcircuit without shutting down the other subcircuits. The proposed algorithm is in-place, i.e. it does not alter the routing structure of the application, which is vital for the other non-faulty subcircuits to function properly. The proposed algorithm takes advantage of the partial reconfiguration capability of FPGAs to locate the faulty interconnects by selective programming of LUTs in the LUT-network realizing the faulty subcircuit.
منابع مشابه
FPGA Interconnect Delay Fault Testing
The interconnection network consumes the majority of die area in an FPGA. Presented is a scalable manufacturing test method for all SRAM-based FPGAs, able to detect multiple interconnect delay faults, multiple bridging faults, or both. An adjustable maximum sensitivity to resistive open defects of several kilo-ohms is achieved. A bridging fault that causes a signal transition to occur on at lea...
متن کاملActive Replication: Towards a Truly SRAM-Based FPGA On-Line Concurrent Testing
The reusing of the same hardware resources to implement speed-critical algorithms, without interrupting system operation, is one of the main reasons for the increasing use of reconfigurable computing platforms, employing complex SRAM-based FPGAs. However, new semiconductor manufacturing technologies increase the probability of lifetime operation failures, requiring new on-line testing / fault-t...
متن کاملTesting and diagnosis of interconnect faults in cluster-based FPGA architectures
As IC densities are increasing, cluster-based field programmable gate arrays (FPGA) architectures are becoming the architecture of choice for major FPGA manufacturers. A cluster-based architecture is one in which several logic blocks are grouped together into a coarse-grained logic block. While the high-density local interconnect often found within clusters serves to improve FPGA utilization, i...
متن کاملTiming Defect Analysis in Look-Up Tables of SRAM-Based FPGAs
The objective of our article is to demonstrate that some physical defects in a LUT can change its propagation delay. We propose a simplified 'timing' model of the LUT which determines its propagation delay. Such a model is exploited to analyse the effects of a defect on the LUT behaviour, from which we demonstrate that they can cause a timing fault on it. Anywhere in a LUT, a timing defect can ...
متن کاملART: Implementing a Truly SRAM-based FPGA On-Line Concurrent Testing
The new partial and dynamic reconfigurable features offered by new generations of SRAM-based FPGAs may be used to improve the dependability of reconfigurable hardware platforms through the implementation of on-line concurrent testing / fault-tolerance mechanisms. However, such mechanisms call for the development of new test strategies that do not interfere with the current system functionality....
متن کامل